

1 1) Apparatus for detecting at least one predetermined invalid bit pattern in a digitally
2 encoded bit stream, comprising:
3 a source of digitally encoded data;
4 means, responsive to said source, for providing a bit stream having a sequence of at least
5 digitally encoded bit patterns;
6 said bit patterns having run-length restrictions;
7 an invalid symbol detector means;
8 a data bus carrying said digitally encoded bit stream from said source to said invalid symbol
9 detector means; and
10 said invalid symbol detector means responsive to said bit patterns carried on said data bus for
11 monitoring said bit stream substantially direct from said source of digitally encoded data and for
12 identifying at least one invalid run-length restriction from said digitally encoded bit pattern.

1 2) Apparatus for detecting at least one predetermined invalid bit pattern in a digitally
2 encoded bit stream as recited in claim 1 and further comprising:
3 said invalid symbol detector is employed for detecting errors at the run-length bit stream
4 pattern level.

1 3) Apparatus for detecting at least one predetermined invalid bit pattern in a digitally
2 encoded bit stream as recited in claim 1 and further comprising:
3 said invalid symbol detector is employed for detecting errors at the symbol level of the bit
4 stream pattern.

1 4) Apparatus for detecting at least one predetermined bit pattern in a digitally encoded bit
2 stream encoded with channel bit patterns employed to represent original data and the channel bit
3 pattern have run-length restrictions, said apparatus comprising:

4 a source of digitally encoded data;
5 means, responsive to said source, for providing a sequence of digitally encoded bit stream
6 patterns having at least channel bit patterns arranged as successive symbols;
7 said symbols of channel bit patterns having run-length restrictions;
8 a symbol detector means;
9 a data bus for carrying said digitally encoded bit stream from said source to said symbol
10 detector means;

11 said symbol detector means responsive to said data bus for monitoring said bit stream
12 substantially direct from said source of said digitally encoded data and for identifying at least one
13 symbol from said digitally encoded bit pattern.

1 5) Apparatus for detecting at least one predetermined bit pattern in a digitally encoded bit
2 stream encoded with channel bit patterns employed to represent original data and the channel bit
3 pattern have run-length restrictions as recited in claim 4, said apparatus further comprising:
4 said symbol detector means reads the data before the data has been de-interleaved.

1 6) Apparatus for detecting at least one predetermined bit pattern in a digitally encoded bit
2 stream encoded with channel bit patterns employed to represent original data and the channel bit
3 pattern have run-length restrictions as recited in claim 4, said apparatus further comprising:
4 said symbol detector means reads the data before the data has been placed in ECC blocks.

1 7) Apparatus for detecting at least one predetermined bit pattern in a digitally encoded bit
2 stream encoded with channel bit patterns employed to represent original data and the channel bit
3 pattern have run-length restrictions as recited in claim 4, said apparatus further comprising:
4 said symbol detector means reads the data before the data has been processed with traditional
5 error detection and correction circuits.

8) Apparatus for detecting at least one predetermined bit pattern as recited in claim 4 wherein said bit pattern is a valid bit pattern.

9) Apparatus for detecting at least one predetermined bit pattern as recited in claim 4 wherein said bit pattern is an invalid bit pattern.

10) An error mapping control apparatus for a memory array comprising:
a signal source for providing a stream of signals organized into a plurality of localized areas;
a memory array means having a plurality of elements organized for storing error information from a plurality of localized areas from said signal source;

said memory array means having a first input synchronizing signal for resetting said array to a first selected storage position of said memory array;

said first selected position corresponds to said first localized area of said signal source being scanned for errors;

means for identifying said first localized area by its fixed linear distance and fixed radial distance corresponding to said source; and

memory control means for cycling said memory array means through successive array positions corresponding to successive localized areas of said signal source, for summing the errors collected from each of said successive localized area of said source and for storing said summation of said errors in a corresponding one of said elements of said array;

11) An error mapping control apparatus for a memory array as recited in claim 10, wherein each element of said memory array further comprises:

a means for summing errors collected from a localized area defined by a selectable linear distance and a selectable radial distance within said data source.

12) An error mapping control apparatus for a memory array as recited in claim 10, and further comprising:

means for displaying the value in each element in said error map array as a representation of the number of errors associated with each corresponding localized area.

1 13) An error mapping control apparatus for a memory array as recited in claim 10, wherein
2 said elements of said memory array further comprises:
3 each of said elements being employed for summing the number of errors found in each of
4 said localized areas; and
5 the number of elements in the memory array is equal to the number of linear samples in each
6 rotation of the optical media.

1 14) An error mapping control apparatus for a memory array as recited in claim 13, and
2 further comprising:
3 means for displaying the value in each element in said error map array as a representation of
4 the number of errors associated with each corresponding localized area.

1 15) An error mapping control apparatus for a memory array as recited in claim 10, and
2 further comprising:
3 means for determining the radial resolution of elements of said array by the number of
4 revolutions corresponding to each element.

1 16) An error mapping control apparatus for a memory array as recited in claim 15, and
2 further comprising:
3 means for displaying the value in each element in said error map array as a representation of
4 the number of errors associated with each corresponding localized area.

1 17) An error mapping control apparatus for a memory array as recited in claim 10, and
2 further comprising:
3 means for incrementing the element value by the detection of an invalid symbol associated
4 with a digital error during the reading of an localized area.

1 18) An error mapping control apparatus for a memory array as recited in claim 17, and
2 further comprising:
3 means for displaying the value in each element in said error map array as a representation of
4 the number of errors associated with each corresponding localized area.

1 19) An error mapping control apparatus for a memory array as recited in claim 10, and
2 further comprising:
3 means for incrementing the element value by the detection of an invalid run-length
4 associated with a digital error during the reading of an localized area.

1 20) An error mapping control apparatus for a memory array as recited in claim 19, and
2 further comprising:
3 means for displaying the value in each element in said error map array as a representation of
4 the number of errors associated with each corresponding localized area.